Analysis and Control of Period-Doubling Bifurcation in Buck Converters
  Using Harmonic Balance by Fang, Chung-Chieh & Abed, Eyad H.
ar
X
iv
:1
21
0.
72
95
v1
  [
cs
.SY
]  
27
 O
ct 
20
12
ANALYSIS AND CONTROL OF PERIOD DOUBLING
BIFURCATION IN BUCK CONVERTERS USING
HARMONIC BALANCE
C.-C. FANG
†
and E. H. ABED
‡
†Logic Library Dept., Taiwan Semiconductor Manufacturing Co., Hsinchu 300, Taiwan
ccfang@isr.umd.edu
‡Department of Electrical and Computer Engineering and the Institute for Systems Research
University of Maryland, College Park, MD 20742, USA
abed@isr.umd.edu
Abstract— Period doubling bifurcation in buck
converters is studied by using the harmonic bal-
ance method. A simple dynamic model of a
buck converter in continuous conduction mode
under voltage mode or current mode control is
derived. This model consists of the feedback
connection of a linear system and a nonlinear
one. An exact harmonic balance analysis is
used to obtain a necessary and sufficient condi-
tion for a period doubling bifurcation to occur.
If such a bifurcation occurs, the analysis also
provides information on its exact location. Us-
ing the condition for bifurcation, a feedforward
control is designed to eliminate the period dou-
bling bifurcation. This results in a wider range
of allowed source voltage, and also in improved
line regulation.
Keywords— bifurcation, DC-DC converter,
harmonic balance, instability
I. INTRODUCTION
Several authors have investigated the occurrence of pe-
riod doubling bifurcation in DC-DC converters (Deane
and Hamill, 1990; Hamill et al., 1992; Tse, 1994; Fos-
sas and Olivar, 1996). A period doubling bifurcation
entails loss of stability of the nominal operating con-
dition, and as such is undesirable. Moreover, a pe-
riod doubling route to chaos could be signaled by such
a bifurcation, eroding the performance of the circuit.
This has led to preliminary investigations of methods
for prevention of period doubling bifurcations in DC-
DC converters for a single value of source voltage in
(Podder et al., 1995; Poddar et al., 1998).
In this work, analysis and control of period dou-
bling bifurcation of a buck converter in continuous-
conduction mode are considered. A continuous-time
feedback system model is used as the basis for a har-
monic balance analysis of period doubling bifurcation
as well as control design for preventing the onset of
period doubling. The model separates the nonlinear
switching action of the converter from the linear fil-
tering action. Because the model resolves dynamics
within switching intervals, it is more accurate than the
traditional averaged models (Middlebrook and C´uk,
1976).
In addition, the model proposed here is valid both
for current mode control and voltage mode control,
and can be applied to larger range of source voltage.
An exact harmonic balance analysis is used to ob-
tain a necessary and sufficient condition for a period
doubling bifurcation to occur. If such a bifurcation
occurs, the analysis also provides information on its
exact location. Using the condition for bifurcation, a
feedforward control is designed to eliminate the period
doubling bifurcation. This results in a larger range of
allowed source voltage, and also in improved line reg-
ulation. (Line regulation entails regulating the output
voltage close to a constant for different values of source
voltage.)
Harmonic balance analysis of period doubling bifur-
cations has been pursued for general nonlinear systems
in (Genesio and Tesi, 1992; Piccardi, 1994; Tesi et al.,
1996). Unlike the approximate but general treatments
given in these references, in this paper an exact har-
monic balance analysis is performed. This is made
possible by the special structure of the buck converter
model. For other converters, a more typical approxi-
mate harmonic balance analysis can be performed.
It is noteworthy that first-order harmonic balance
analysis has previously been applied in power electron-
ics in the context of small-signal modeling (Yang, 1994;
Groves Jr., 1995).
The remainder of the paper is organized as follows.
In Section II, a simple dynamic model is proposed for
the buck converter in continuous conduction mode un-
der voltage mode or current mode control. In Section
III, the harmonic balance method is used to study pe-
riod doubling bifurcation for the buck converter. In
Section IV, feedforward control is used to eliminate
period doubling bifurcation and improve line regula-
tion. In Section V, an illustrative example is given.
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Figure 1: Buck converter under voltage mode control
Conclusions are collected in Section VI.
II. SIMPLE DYNAMIC MODEL
A simple dynamic model is proposed for the buck con-
verter in continuous conduction mode under voltage
mode control or current mode control.
A. Voltage Mode Control
A buck converter under voltage mode control is shown
in Fig. 1. The source voltage and reference voltage
are assumed constant, and are denoted by Vs and Vr,
respectively. The output voltage is vo. The voltage
across the diode is denoted by vd. Output signal of the
error amplifier is denoted by y(t). The ramp signal,
denoted by h(t) = Vl + (Vh − Vl)( tT mod 1), is a T -
periodic function (with h(0) = Vl and h(T ) = Vh).
The switching period is T , the switching frequency
is fs = 1/T , and the angular switching frequency is
ωs = 2πfs.
The switching operation in continuous conduction
mode (with leading-edge modulation) is as follows.
When y(t) < h(t), the switch is on, the diode is off, and
vd = Vs. When y(t) ≥ h(t), the switch is off, the diode
is on, and vd = 0. Thus the signal vd(t) is a square
wave, and the switch/diode combination can be mod-
eled as a controlled square wave generator. In this
paper, leading-edge modulation is assumed. Similar
analysis can be readily applied to the case of trailing-
edge modulation, where the switch is on for y(t) ≥ h(t)
and the switch is off for y(t) < h(t).
The output filter (L and C with equivalent series
resistance (ESR) Rc) and the load (R) in Fig. 1 form
a low-pass filter with transfer function
G1(s) =
RcCs+ 1
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(1)
For a buck converter with a more complex power
stage (for example, with a second output filter), the
model remains valid, but with a more complex transfer
function G1(s).
Generally the error amplifier is linear and is driven
by the signals Vr and vo. Its output can be represented
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Figure 2: Dynamic model for voltage mode control
as
y(t) = gVr + (g2 ⋆ vo)(t) (2)
where g is a gain constant, g2(t) is an impulse re-
sponse function and ⋆ denotes convolution. Denote
the transfer function associated with g2(t) by G2(s).
Since G2(s) depends on the control scheme, no further
restriction is placed on it.
Thus the buck converter in continuous conduction
mode can be modeled as a system block diagram shown
in Fig. 2. The output of the controlled square wave
generator is Vs if (h(t) − y(t)) is greater than 0, the
output is 0 if (h(t)− y(t)) is less than 0.
B. Current Mode Control
For a buck converter under current mode control as
depicted in Fig. 3, the switch operation is different
from that in voltage mode control. In current mode
control, the switch turns on at each clock pulse and
turns off at instants when y(t) = h(t). Here h(t) is
a slope-compensating ramp. The switch/diode combi-
nation can also be modeled as a controlled square wave
generator. Therefore, a buck converter under current
mode control can be modeled by the system block di-
agram in Fig. 4, where a linear transfer function
Gi(s) =
RsiL(s)
vd(s)
=
Rs(RC(R+Rc)s+ 1)
RLC(R+Rc)s2 + (L+RRcC)s+R
is placed in the current feedback path. The remaining
notation is the same as for the case of voltage mode
control.
C. Unified Dynamic Model
Despite the differences in switching operation in volt-
age mode control and current mode control, they can
be modeled in a unified setting. Both Fig. 2 and
Fig. 4 can be further simplified as Fig. 5, where G(s) =
G1(s)G2(s) for voltage mode control andG(s) = G1(s)
G2(s) − Gi(s) for current mode control. For either
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Figure 3: Buck converter under current mode control
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Figure 4: Dynamic model for current mode control
case, the controlled buck converter is a combination
of a linear system G(s) and a nonlinear square wave
generator.
In the remainder of the paper, more emphasis is put
on voltage mode control. The results extend readily
to the case of current mode control.
III. DETERMINATION OF PERIOD
DOUBLING BIFURCATION POINT
In practice, the nominal operating condition is a T -
periodic solution (in period-one mode). Representa-
tive waveforms for y(t) and vd(t) are shown in Fig. 6.
At the switching instant t = d,
y(d) = h(d) (3)
When period doubling bifurcation occurs, a 2T -periodic
solution arises from the original T -periodic solution.
Representative 2T -periodic waveforms for y(t) and vd(t)
are depicted in Fig. 7. Switchings occur at t = d − δ
and at T + d + δ, where δ is a small parameter that
vanishes at the bifurcation point. From the switching
conditions at these two instants, it follows that
y(d− δ) = h(d− δ) (4)
y(T + d+ δ) = h(T + d+ δ) (5)
+
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Figure 5: Unified dynamic model of buck converter
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Figure 6: y(t), h(t) and vd(t) in period-one mode
The harmonic balance method is a tool that can
be used to analyze periodic solutions in nonlinear sys-
tems. In the buck converter, the nonlinearity results
from the switch. In the steady-state, vd is a periodic
signal and can be represented by a Fourier series. By
“balancing” the equations above (written in Fourier
series form) at the switching instants, a condition for
existence of a periodic solution is derived.
The harmonic balance method is applied here to de-
termine conditions for a period doubling bifurcation
to occur. The basic idea is that at such a bifurca-
tion point (shown in Fig. 8), a period-one mode and
a period-two mode coalesce. By invoking conditions
for the existence of each mode, the period doubling
bifurcation point can be determined. In the following,
the source voltage Vs is used as the bifurcation param-
eter. The critical value of the bifurcation parameter,
denoted by Vs,∗, is determined. If a different parame-
ter is taken as the bifurcation parameter, the approach
is similar.
A. Harmonic Balance of Period-One Mode
In the period-one mode, vd(t) is periodic with angu-
lar frequency ωs, and can be expressed as the Fourier
series
vd(t) =
∞∑
n=−∞
cne
jnωst (6)
where
cn =
Vs
j2nπ
(e−jnωsd − e−jnωsT )
Let the duty cycle be Dc. Then Dc = 1− d/T . The
average value of vd(t), denoted as [vd(t)]AVE, is
[vd(t)]AVE = c0 = (1− d/T )Vs = DcVs (7)
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Figure 7: y(t), h(t) and vd(t) in period-two mode
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Figure 8: Period doubling bifurcation
This agrees with the standard result from the aver-
aging method.
From Fig. 2, the signal at the output of the error
amplifier is
y(t) = gVr + (g2 ⋆ vo)(t)
= gVr +
∞∑
n=−∞
cne
jnωstG(jnωs) (8)
Using Eqns. (8) and (3), Vs can be written in terms
of d as
Vs =
h(d)− gVr
(1− d
T
)G(0) + ( 1
pi
)Im[
∑
∞
n=1
1−ejnωsd
n
G(jnωs)]
(9)
B. Harmonic Balance of Period-Two Mode
Similarly, in the period-two mode, y(t) is 2T -periodic
and can be represented as the Fourier series
y(t) = gVr +
∞∑
n=−∞
cne
jnωst
2 G(
jnωs
2
) (10)
where
cn =
{
( Vs
npi
)e−
jnωsd
2 sin(nωsδ
2
), if n is odd
( Vs
jnpi
)(e−
jnωsd
2 cos(nωsδ
2
)− e− jnωsT2 ), if n is even
Subtracting (4) from (5) and substituting (10) for y
gives
δ
Vh − Vl
T
=
(
Vs
π
)Re(−
∞∑
k=1
1
2k − 1G(j(k −
1
2
)ωs) sin((2k − 1)ωsδ)
+
∞∑
k=1
1
2k
G(jkωs)(sin(2kωsδ)− 2ejkωsd sin(kωsδ))
Solving for Vs gives another expression for Vs in
terms of d and δ. See (Fang, 1997) for the detailed
form.
C. Determination of Bifurcation Point
Recall that δ is small and that, if a period doubling
bifurcation occurs, then δ = 0 at the bifurcation point.
The critical value of Vs at the bifurcation is then de-
termined:
Vs,∗ =
Vh−Vl
2
Re[−∑∞k=1 G(j(k − 12 )ωs) + (1− ejkωsd)G(jkωs)]
(11)
The critical values Vs,∗ and d∗ can be obtained graph-
ically by plotting Eqns. (9) and (11) on the same axes.
The intersection (Vs,∗, d∗) of these graphs (if it oc-
curs) is the period doubling bifurcation point. In-
deed, a necessary and sufficient condition for a pe-
riod doubling bifurcation to occur is that these graphs
intersect. (Period doubling bifurcation occurs when
the source votage reaches Vs,∗, or duty cycle reaches
d∗/T .)
The denominator of (11) can be approximated by
the term that involves G with the smallest argument,
namely, Re[G(jωs)−G( jωs2 )]. So a good estimate for
the critical value Vs,∗ is
Vh−Vl
2
Re[G(jωs)−G( jωs2 )]
(12)
Further bifurcation to the period-four mode can be
analyzed similarly and is obmitted here. Two special
cases are considered next.
Example 1 Consider a buck converter under voltage
mode control with G2(s) = g1 and g = −g1, shown in
Fig. 9. Under the conditions 1/
√
LC ≪ ωs, Rc ≪ R,
and RcC ≪ 1 (which are generally true), the critical
source voltage (Eqn. (12)) can be further simplified as
Vs,∗ ≈ (Vh − Vl
6g1
)(
R +Rc
R
)LCω2s (13)
It shows that larger values of ωs, L, C, and ramp
amplitude (Vh−Vl) lead to larger stable range of source
voltage, while larger feedback gain g1 leads to smaller
range of source voltage. Also ESR Rc (compared to
R) is generally small and has little effect on stability.
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Figure 9: System diagram for Example 1
Critical values of other parameters can be obtained
similarly from Eqn. (13). For example, the critical
feedback gain g1,∗ is close to
(
Vh − Vl
6Vs
)(
R +Rc
R
)LCω2s (14)
Example 2 Consider a buck converter under cur-
rent mode control with open voltage loop (G2(s) =
0). Under the conditions ωs ≫ (1/
√
LC, Rc/L, and
1/RC), the critical source voltage (Eqn. (12)) can be
further simplified as
Vs,∗ ≈ (Vh − Vl
6Rs
)(
R +Rc
RRc
)L2ω2s (15)
With slope compensation and larger values of ωs
and L, the stable range of source voltage is larger.
However, different from voltage mode control, larger
ESR Rc leads to smaller range of source voltage.
These two examples shows that if a control scheme
is designed appropriately to adjust the amplitude of
the ramp, the period doubling bifurcation can be pre-
vented. This is pursued next.
IV. FEEDFORWARD CONTROL
Common objectives of controller design for a DC-DC
converter are stability, fast transient dynamics, line
regulation, and load regulation. In some demanding
situations, not all of these objectives can be achieved
simultaneously due to nonlinear nature of the con-
verter. In this section, feedforward control is used to
prevent period doubling bifurcation (instability) and
to achieve line regulation. Transient dynamics and
load regulation can be improved by redesigning the
voltage feedback loop, however, this is not the focus of
this paper.
Here a feedforward control scheme is proposed to
adjust the ramp signal h(t) by setting Vl = klVs and
Vh = khVs, where kl and kh are the feedforward gains.
In this control scheme, the amplitude of the ramp,
Vh − Vl = (kh − kl)Vs, is proportional to the source
voltage.
A. Prevention of Period Doubling Bifurcation
Define the following function of d:
H(d) =: 2Re[−
∞∑
k=1
G(j(k−1
2
)ωs)+(1−ejkωsd)G(jkωs)]
(16)
Denote its maximum by Hmax and its minimum by
Hmin.
The condition for bifurcation in Eqn. (11) becomes
H(d) = kh − kl (17)
If the values of kh and kl are chosen to satisfy (kh −
kl) > Hmax or (kh − kl) < Hmin, the period doubling
bifurcation is prevented because the bifurcation con-
dition is never met.
B. Line Regulation
In the last subsection, one has two degrees of freedom
in choosing the values of kh and kl. This freedom can
be used to achieve another objective besides prevent-
ing period doubling bifurcation. A common objective
in DC-DC conversion is line regulation, which is ad-
dressed in this subsection.
First, an equation related to the duty cycle Dc =
1 − d/T is derived. Assume the switching frequency
is high enough that the high order terms in Eqn. (9)
can be ignored because of the low-pass nature of G(s).
Then Eqn. (9) becomes
Vs =
Vl + (Vh − Vl) dT − gVr
(1− d
T
)G(0)
(18)
Solving this equation for d/T gives
d
T
=
G(0)Vs − Vl + gVr
G(0)Vs − Vl + Vh (19)
Next, the average output voltage, denoted as [vo]AVE,
can be related to the source voltage Vs as
[vo]AVE = [vd]AVE, from Fig. 2 and G1(0) = 1
= (1− d
T
)Vs, from Eqn. (7)
= (
Vh − gVr
G(0)Vs − Vl + Vh )Vs, from Eqn. (19)
=
khVs − gVr
G(0)− kl + kh (20)
Two approaches make output voltage independent
of source voltage: large G(0) (such as integral control)
or simply setting kh = 0. The second approach is
pursued here. From Eqn. (20) with kh = 0, one has
kl = G(0) +
gVr
[vo]AVE
(21)
Thus, given a buck converter power stage (G1(s)) with
desired average output [vo]AVE, and an error ampli-
fier (g and G2(s)), line regulation can be achieved by
adding a feedforward loop to adjust the ramp h(t) by
setting Vh = 0 and Vl = klVs with kl as in Eqn. (21).
For the case in Example 1, kl = g1(1− Vr/[vo]AVE).
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Figure 10: Bifurcation diagram of the circuit in Fig. 9
C. Combined Period Doubling Prevention
and Line Regulation
If kh = 0 and the value of kl given by Eqn. (21) satisfies
kl < −Hmax or kl > −Hmin, both prevention of period
doubling bifurcation and line regulation are achieved.
V. ILLUSTRATIVE EXAMPLE
Consider the buck converter in Example 1 with the
same system parameters as (Hamill et al., 1992): T =
400 µs, L = 20 mH, C = 47 µF, R = 22 Ω, Vr = 11.3
V, g1 = 8.4, Vl = 3.8 V, Vh = 8.2 V, (then h(t) =
3.8 + 4.4[ t
T
mod 1]). Let Vs be the bifurcation pa-
rameter. Here the focus is on determination of the
bifurcation point and controller design, although the
switching frequency is low.
It has been shown that a period doubling bifurca-
tion occurs at Vs = 24.5 through simulation (Hamill
et al., 1992) and through calculating the locus of the
eigenvalues of a discrete-time model (Fossas and Oli-
var, 1996; Fang, 1997). The bifurcation diagram is
shown in Fig. 10. From the diagram, the stable range
of Vs is short (16 V to 24.5 V). In this range of Vs, the
output voltage varies from 11.9 V to 12.03 V as the
source voltage varies.
The period doubling bifurcation point can be deter-
mined by plotting Eqns. (9) and (11) together (see Fig.
11). The intersection (Vs,∗, d∗) =(24.5, 2.04×10−4) of
these graphs is the period doubling bifurcation point.
To show the effect of ESR Rc and T on the critical
source voltage Vs,∗, another two conditions (Rc=1 Ω
and T=250 µs) are considered. The exact and esti-
mated Vs,∗ are shown in Table 1. It shows that larger
ωs leads to larger Vs,∗ and ESR Rc has little effect on
Vs,∗. It also shows that Eqn. (13), expressed explicitly
in terms of system parameters, gives close estimate of
Vs,∗.
In the following, a feedforward scheme is designed
and added to the original controlled buck converter to
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Figure 11: Dashed line: Eqn. (9); solid line: Eqn. (11)
Table 1: Determination of Vs,∗ for different T and Rc
Switching period T (µs) 400 400 250
ESR Rc (Ω) 0 1 0
Exact Vs,∗ by Eqns. (9), (11) 24.5 24.9 49.5
Estimate of Vs,∗ by Eqn. (12) 20.2 22.4 51.8
Estimate of Vs,∗ by Eqn. (13) 20.2 21.2 51.8
achieve two objectives: (i) a wider Vs operating range
(16 V to 35 V) without period doubling bifurcation
and (ii) line regulation with [vo]AVE = 10 V.
A plot of H(d) is shown in Fig. 12 (here, Hmax =
0.358 andHmin = 0.1792). Set kh = 0. From Eqn. (21),
kl = −1.092. The condition kl < −Hmax is satisfied.
Thus both prevention of period doubling bifurcation
and line regulation can be achieved.
A feedforward control to adjust the ramp amplitude
is designed. The ramp signal has Vl = 0 and Vh =
−1.092Vs. The resulting bifurcation diagram of the
buck converter with the feedforward control is shown
in Fig. 13. Compared with Fig. 10, Fig. 13 shows a
wider operating range for Vs (16 V to 35 V) and good
line regulation, with [vo]AVE = 10 V.
Take Vs = 28 V for example. The output voltage re-
sponse during start-up (starting from (iL, vo) = (0, 0))
is shown in Fig. 14. The output voltage is regulated
to 10 V. The switching operation depends on intersec-
tion of the signals h(t) and y(t). These are shown in
Fig. 15. Different from the traditional positive ramp,
the signal h(t) is negative. It is because the regulated
output voltage is smaller than Vr, and a negative h(t)
is needed to compare with negative y = g1(vo − Vr).
VI. CONCLUSIONS
Exact harmonic balance analysis is applied to study
period doubling bifurcation in the buck converter in
0 0.5 1 1.5 2 2.5 3 3.5 4
x 10−4
0.1
0.15
0.2
0.25
0.3
0.35
0.4
d
H
(d)
Figure 12: Plot of function H(d)
15 20 25 30 35
9
9.5
10
10.5
11
11.5
12
12.5
V
s
O
ut
pu
t V
ol
ta
ge
 S
am
pl
ed
 a
t S
wi
tc
hi
ng
 F
re
qu
en
cy
Figure 13: Bifurcation diagram (feedforward control)
continuous conduction mode. A simple and unified dy-
namic model of the buck converter under voltage mode
or current mode control is derived. The model is gen-
eral that it can be applied to the buck converter with
various configurations, such as with a second output
filter, with ESR Rc, or with a high-order error ampli-
fier. This model consists of the feedback connection of
a linear system and a nonlinear one. An exact condi-
tion for period doubling bifurcation is given in terms
of solving a pair of algebraic equations. The critical
condition can be approximated explicitly in terms of
system parameters, as in Eqns. (13)-(15). These con-
ditions for buck converters show that larger values of
switching frequency and ramp amplitude lead to larger
stable range of source voltage. ESR Rc does not affect
stability in voltage mode control, but it does in current
mode control. To prevent the period doubling bifurca-
tion, a ramp-adjusting feedforward control is designed.
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Figure 14: Output response with feedforward control
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Figure 15: h(t) and y(t) with feedforward control
A wider operating range of source voltage is achieved,
along with line regulation. Simulations are given to
illustrate the effectiveness of the design technique.
ACKNOWLEDGMENTS
This research has been supported in part by the Office
of Naval Research under Multidisciplinary University
Research Initiative (MURI) Grant N00014-96-1-1123,
and by the U.S. Air Force Office of Scientific Research
under Grant F49620-96-1-0161.
REFERENCES
Deane, J. and D.C. Hamill, “Instability, subharmon-
ics, and chaos in power electronics circuits,” IEEE
Trans. Power Electron. 5, 260–268 (1990).
Fang, C.-C., Sampled-Data Analysis and Control of
DC-DC Switching Converters. PhD thesis, Univ.
of Maryland, College Park, available: www.isr.umd
.edu/TechReports/ISR/1997/ (1997).
Fossas, E. and G. Olivar, “Study of chaos in the buck
converter,” IEEE Trans. Circ. Syst.-I 43, 13–25
(1996).
Genesio, R. and A. Tesi, “Harmonic balance methods
for the analysis of chaotic dynamics in nonlinear
systems,” Automatica 28, 531–548 (1992).
Groves Jr., J., Small Signal Analysis of Nonlinear Sys-
tems with Periodic Operating Trajectories. PhD
thesis, Virginia Polytechnic Inst. and State Univ.
(1995).
Hamill, D., J.H.B. Deane, and J. Jefferies, “Modeling
of chaotic DC-DC converters by iterated nonlinear
mappings,” IEEE Trans. Power Electron. 7, 25–
36 (1992).
Middlebrook, R. and S. C´uk, “A general unified ap-
proach to modelling switching-converter power stages,”
In IEEE PESC, 18–34 (1976).
Piccardi, C., “Bifurcations of limit cycles in periodi-
cally forced nonlinear systems: the harmonic bal-
ance approach,” IEEE Trans. Circ. Syst.-I 41,
315–320 (1994).
Poddar, G., K. Chakrabarty, and S. Banerjee, “Con-
trol of chaos in DC-DC converters,” IEEE Trans.
Circ. Syst.-I 45, 672–676 (1998).
Podder, G., K. Chakrabarty, and S. Banerjee, “Ex-
perimental control of chaotic behavior of buck con-
verter,” IEEE Trans. Circ. Syst.-I 42, 100–101
(1995).
Tesi, A., E.H. Abed, R. Genesio, and H.O. Wang,
“Harmonic balance analysis of period-doubling bi-
furcations with implications for control of nonlinear
dynamics,” Automatica 32, 1255–1271 (1996).
Tse, C., “Flip bifurcation and chaos in three-state
boost switching regulators,” IEEE Trans. Circ.
Syst.-I 41, 16–23 (1994).
Yang, E. X.-Q., Extended Describing Function Method
for Small-Signal Modeling of Resonant and Multi-
Resonant Converters. PhD thesis, Virginia Poly-
technic Inst. and State Univ. (1994).
